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Abstract: - This paper proposes a genetic algorithm for designing combinational logic circuits and studies four 
different case examples: the 2-to-1 multiplexer, the one-bit full adder, the four-bit parity checker and the two-bit 
multiplier. The objective of this work is to generate a functional circuit with the minimum number of logic gates. 
It is also studied the scalability problem that emerges from the exponential growth of the truth table when the 
circuits complexity increases. Furthermore, it is as well investigated the population size and the processing time 
for achieving a solution in order to establish a compromise between the two parameters. 
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1   Introduction 
In the last decade, genetic algorithms (GAs) have 
been applied in the design of electronic circuits, 
leading to a novel area of research called 
Evolutionary Electronics (EE) or Evolvable 
Hardware (EH) [1]. 
     EE considers the concept for automatic design of 
electronic systems. Instead of using human conceived 
models, abstractions and techniques, EE employs 
search algorithms to develop good designs [2]. 
     One decade ago Sushil and Rawlins (1991) 
applied GAs to the combinational circuit design 
problem [3]. 
     John Koza (1992) adopted genetic programming 
to design combinational circuits. His goal was the 
design of functional circuits through AND, OR and 
NOT logic gates [4]. 
     Coello, Christiansen and Aguirre (1996) presented 
a computer program that automatically generates 
high-quality circuit designs [5]. They used five 
possible types of gates (AND, NOT, OR, XOR and 
WIRE) with the objective of finding a functional 
design capable of minimizing the use of gates other 
than WIRE (essentially a logical no-operation). 
     Miller, Thompson and Fogarty (1997) applied 
evolutionary algorithms for the design of arithmetic 
circuits [6]. 
     Kalganova, Miller and Lipnitskaya (1998) 
proposed another technique for designing multiple-
valued circuits. The EH was easily adapted to the 
distinct types of multiple-valued gates, associated 
with operations corresponding to different types of 
algebra, and including other logical expressions [7]. 
This approach was an extension of EH method for 
binary logic circuits proposed in [6]. 
     In order to solve complex systems, Torresen 
(1998) proposed the method of increased complexity 
evolution. The idea was to evolve a system gradually 
as a kind of divide-and-conquer method. Evolution 
was first undertaken individually on a large number 
of simple cells. The evolved functions were the basic 
blocks adopted in further evolution or assembly of 
larger and more complex systems [8]. 
     A major bottleneck in the evolutionary design of 
electronic circuits is the problem of scale. This refers 
to the very fast growth of the number of gates, used 
in the target circuit, as the number of inputs of the 
evolved logic function increases. This results in a 
huge search space that is difficult to explore even 
with evolutionary techniques. A related obstacle is 
the time required to calculate the fitness value of a 
circuit [9]. A possible method to solve this problem is 
to use building blocks either than simple gates. 
Nevertheless, this technique leads to another 
difficulty, which is how to define building blocks that 
are suitable for evolution.  
     Timothy Gordon (2002) suggested an approach 
allowing evolution to search for good inductive bases 
for solving large-scale complex problems. This 
scheme generated, inherently, modular and iterative 
structures, that exist in many real-world circuit 
designs but, at the same time, allowed evolution to 
search innovative areas of space [10]. 
     Following this line of research, this paper 
proposes a GA for the design of combinational logic 
circuits. The organization of this paper is as follows. 
Section 2 introduces the problem and the adopted 
GA, as well as the encoding of the circuit, the genetic 
operators and the fitness function. Section 3 presents 
the simulation results. Sections 4 and 5 approach the 
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scalability problem and the parameter setting 
analysis, respectively. Finally, section 6 presents the 
main conclusions. 
2   The Genetic Algorithm 
2.1 Problem definition  
This work considers combinational logic circuits 
specified by a truth table. These circuits can have 
multiple inputs and multiple outputs and the goal is to 
implement a functional circuit with the least possible 
complexity. For that purpose, it is defined a set of 
logic gates and the circuits are generated with 
components of that specific set. 
     In this study, we define four gate sets, each one 
with different types of logic gates, as presented in 
Table 1. Gset 6 is the most complex set, Gset 4 and 
Gset 3 are medium complexity sets and Gset 2 is the 
simplest one. 
Table 1 Gate sets
Gate Set Logic gates 
Gset 6 {AND,OR,XOR,NOT,NAND,NOR,WIRE}
Gset 4 {AND,OR,XOR,NOT,WIRE} 
Gset 3 {AND,OR,XOR,WIRE} 
Gset 2 {AND,XOR,WIRE} 
     For each gate set, the GA searches the solution 
space of a function through a simulated evolution 
aiming the survival of the fittest strategy. In general, 
the best individuals of any population tend to 
reproduce and survive, thus improving successive 
generations. However, inferior individuals can, by 
chance, survive and reproduce [11]. In our case, the 
individuals are digital circuits, which can evolve until 
the solution is reached (in terms of functionality and 
complexity). 
2.2 Circuit encoding  
EH systems develop chromosomes that encode the 
functional description of a given circuit. As with 
many GA applications, the resulting circuit is the 
phenotype as it comprises several smaller logic cells 
or genotypes. The adopted terminology reflects the 
conceptual similarity between EH, natural evolution 
and genetics [12]. 
     In the GA scheme, a rectangular matrix 
(row ? column ? r ? c) of logic cells encode the 
circuits as represented in figure1. 
     Three genes <input1><input2><gate type>
represent each cell, where input1 and input2 are one 
of the circuit inputs, if they are in the first column, or 
one of the previous outputs, if they are in other 
columns. The gate type is one of the elements 
adopted in the gate set. As many triplets of this kind 
as the matrix size demands constitute the 
chromosome. For example, the chromosome that 
represents a 3 ? 3 matrix is depicted in figure 2. 
Fig. 1. Example of a matrix 3 ? 3 representing a 
circuit.
0   …   26 
Input Input Gate … Input Input Gate
A … I 
Fig. 2. Chromosome for the example of figure 1. 
2.3 The genetic operators 
The initial population of circuits (strings) is generated 
at random. The search is then carried out among this 
population. The three different operators used are 
reproduction, crossover and mutation, as described in 
the sequel. 
     In what concern the reproduction operator, the 
successive generations of new strings are reproduced 
on the basis of their fitness function. In this case, it is 
used a tournament selection to select the strings from 
the old population, up to the new population. 
     For the crossover operator, the strings in the new 
population are grouped together into pairs at random. 
Single point crossover is then performed among 
pairs. The crossover point is only allowed between 
cells to maintain the chromosome integrity. 
     The mutation operator changes the characteristics 
of a given cell in the matrix. Therefore, it modifies 
the gate type and the two inputs, meaning that a 
completely new cell can appear in the chromosome. 
Moreover, it is applied an elitist algorithm and, 
consequently, the best solutions are always kept for 
the next generation. 
     To run the GA we have to define the number of 
individuals to create the initial population P. This 
population is always the same size across the 
generations, until the solution is reached. 
     The crossover rate CR represents the percentage of 
A
B
C
D
E
F
G
H
I
Inputs Outputs 
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the population P that reproduces in each generation. 
Likewise MR is the percentage of the population P
that mutates in each generation. 
     Usually, in order to achieve the population 
evolution, CR is high (e.g., 80%-95%) and, to prevent 
population diversity, MR is low (e.g., 1%-5%). In our 
case, to evolve the circuits, we adopt P ? 3000 
individuals, CR ? 95% and MR ? 5%. 
2.4 The fitness function 
The calculation of the fitness function F is divided in 
two parts f1 and f2 that measure the functionality and 
the simplicity, respectively. Firstly, we compare the 
output produced by the GA-generated circuit with the 
expected values, according with the truth table, on a 
bit-per-bit basis (i.e., f1). Once the circuit is 
functional, the GA tries to generate circuits with the 
least number of gates. Therefore, the index f2, that 
measures the simplicity, is increased by one (zero) for 
each wire (gate) of the generated circuit, yielding: 
f10 = 2ni ? no (1a)
f2 = f2 + 1 if gate type = wire (1b)
1 10
1 2 10
,
,
f F f
F
f f F f
??
? ? ? ??
(1c)
where ni and no represent the number of inputs and 
outputs of the circuit. 
     The GA has three stop criteria: i) it is reached the 
best solution; ii) the variation of the average fitness 
function, for 10 consecutive generations, is less or 
equal to 1 (meaning that the algorithm has stabilized) 
and iii) after having attained 10.000 generations. 
3   Simulation Results 
This section shows the implementation of four 
different combinational logic circuits, namely, the 2-
to-1 multiplexer, the one-bit full adder, the four-bit 
parity checker and the two-bit multiplier. 
3.1 2-to-1 multiplexer 
The first case study is a 2-to-1 multiplexer circuit, 
with a truth table with 3 inputs ?S0, I1, I0? and 1 
output ?O?. In this case, the matrix has a size of 
r ? c ? 3 ? 3, and the length of each string 
representing a circuit (i.e., the chromosome length) is 
CL ? 27. Since the 2-to-1 multiplexer has ni = 3 and 
no = 1 it results f10 ? 8 and F ? 12. 
     Due to the stochastic nature of the GAs, for each 
gate set we performed 20 simulations in order to 
evaluate the average fitness function Fav versus the 
average number of generations Nav to achieve the 
solution.
     The best gate set is the one that presents the 
solution after the least number of generations Nav
with the higher final fitness function Fav.
     Table 2 shows Nav and Fav for each gate set. We 
can see that, in this case, the best gate set is Gset 2 
Table 2 GA results for the 2-to-1 multiplexer
Gate Set Nav Fav
Gset 6 27.15 10.25 
Gset 4 19.75 10.35 
Gset 3 13.55 10.65 
Gset 2 12.05 11.15 
3.2 One-bit full adder 
The second case study is a one-bit full adder circuit, 
with a truth table with 3 inputs ?A, B, Cin? and 2 
outputs ?S, Cout?. In this case, the matrix has a size of 
r ? c ? 3 ? 3, and the length of each string 
representing a circuit is CL ? 27. Since the one-bit 
full adder has ni = 3 and no = 2 it results f10 ? 16 and 
F ? 20. 
     Table 3 shows Nav and Fav for each gate set. We 
can see that, in this case, the best gate sets are Gsets 3 
and 2. 
Table 3 GA results for the one-bit full adder
Gate Set Nav Fav
Gset 6 72.45 18.15
Gset 4 53.65 18.35
Gset 3 32.40 18.45
Gset 2 34.86 18.57
3.3 Four-bit parity checker 
The third case study is a four-bit parity (even) 
checker circuit, with a truth table having 4 inputs 
?A3, A2, A1, A0? and 1 output ?P?. The size of the 
matrix is r ? c ? 4 ? 4 and the chromosome length is 
CL ? 48. In this case ni = 4 and no = 1 resulting 
f10 ? 16 and F ? 24. 
Table 4 GA results for the four-bit parity checker
Gate Set Nav Fav
Gset 6 32.55 21.70
Gset 4 20.40 21.95
Gset 3 13.75 22.65
Gset 2 7.95 23.95
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     Table 4 shows Nav and Fav for each gate set. Once 
again we conclude that Gset 2 is the best gate set for 
generating the combinational logic circuits. 
3.4 Two-bit multiplier 
The fourth case study is a two-bit multiplier. 
Therefore the truth table has 4 inputs ?A1, A0, B1, B0?
and 4 outputs ?C3, C2, C1, C0?. The matrix, for this 
example, is r ? c ? 4 ? 4 dimensional, and the 
chromosome as size CL ? 48. For the two-bit 
multiplier we have ni = 4 and no = 4, leading to 
f10 ? 64 and F ? 72. 
     Table 5 shows Nav and Fav for each gate set. The 
best results are obtained with Gset 2 
Table 5 GA results for the two-bit multiplier
Gate Set Nav Fav
Gset 6 1699.00 69.15
Gset 4 1183.05 69.50
Gset 3 432.40 70.25
Gset 2 362.35 70.45
     Figure 3 shows the average fitness function Fav
versus the average number of generations Nav to
achieve the solution, for all gate sets and all circuits 
under analysis. 
10
100
1 10 100 1000 10000
N av
F
av
Gset 6
Gset 4
Gset 3
Gset 22-to-1 Multiplexer
1-bit Full Adder
4-bit Parity Checker
2-bit Multiplier
Fig. 3. Average fitness function Fav versus the 
average number of generations Nav to achieve the 
solution.
We can compare the four case studies in the 
viewpoint of the required average number of 
generations Nav and the resulting average fitness 
function Fav. We conclude that, independently of the 
circuit complexity, the best results occur for a 
reduced Gset. This deduction has similarities with the 
RISC vs CISC processor dilemma. Nevertheless, 
before establishing a conclusion, more extensive 
experiments with other circuits are required. 
4   Scalability Analysis 
Another issue that emerges with the increasing 
number of circuit inputs and outputs is the scalability 
problem. Since the truth table grows exponentially, 
the GA computational burden to achieve the solution 
increases dramatically [14].  
     Figure 4 shows the evolution of Nav and Fav for the 
parity checker and the full adder family of circuits, 
for an increasing number of bits. The parity checker 
family is {2, 3, 4, 5 and 6 bit} and the full adder 
family is {1 and 2 bit}. 
1
10
100
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1 10 100 1000 10000
N av
F
av
G set 6
Gset 4
Gset 3
Gset 2
Parity Checker Family
Full Adder Family
Fig. 4. Fav versus Nav for the parity checker and the 
full adder circuits families and the Gsets under 
evaluation.
     Analyzing the plots for the parity checker family 
of figure 4 we verify that after elapsing an initial 
‘transient’ we have an exponential law given by: 
??? baaeF avbNav , (2)
     Table 6 presents the coefficients (a, b) obtained 
for the four gate sets. With respect to coefficient a we 
can say that gset 2 is the best one, that gsets 3 and 4 
are similar and that gset 6 is the less performing. It is 
possible to group gsets 6, 4 and gsets 2, 3 in terms of 
coefficient b.
     It is clear that the scalability problem lies on the 
gate-based strategy for Boolean implementation. 
Consequently, more efficient implementation 
alternatives (e.g., hybrid approaches) are currently 
under evaluation. 
Table 6 Coefficients of equation 2
Gate Set a b
Gset 6 9.8 0.0214
Gset 4 12.3 0.0257
Gset 3 12.2 0.0408
Gset 2 21.2 0.0433
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5   Parameter Setting Analysis 
The success of the GAs depends on the correct 
parameter numerical adjustment (such as the 
population size) and on the interaction of the different 
operators (such as the crossover and the mutation 
operators) that create new individuals from existing 
ones. This section concentrates on studying 
population sizing for obtaining the minimum 
processing time of GAs applied to the design of 
combinational logic circuits [13]. 
     The experiments consist on running the GA to 
generate a 2-to-1 multiplexer. The circuit is generated 
with gate sets presented in Table 1 for CR = 95%, 
5% ?MR ? 90% and 6 ? P ? 104. 
     In order to obtain the processing time PT to 
achieve the solution, we implemented the following 
steps:
i. We calculate the median me(Ns) of the number of 
generations to achieve the solution Ns;
ii. We estimate the processing time for one 
generation PT1 using the average when running 
five simulations; 
iii. The processing time to achieve the solution PT is 
given by: 
PT = me(Ns) ? PT1 (3)
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Fig. 5. PT versus (P, MR) with CR = 95% using Gset 
2 for the 2-to-1 Multiplexer 
     Figure 5 shows the processing time PT for gate set 
2. In the other cases, we get similar charts. 
     It is clear that PT decreases with P. However, for 
very small populations the GA has an extreme 
difficulty in obtaining a solution, due to the lack of 
building blocks, which leads to an increase of the PT.
For P < 50, in 5% of the simulations the GA ends 
without giving a solution. Therefore, for the 2-to-1 
multiplexer circuit it is better to use population sizes 
50 ? P ? 100. Table 7 presents the best PT for each 
gate set. 
Table 7 Best PT
Gate Set P MR Minimum PT
(seconds)
Gset 2 70 10% 0.116 
Gset 3 60 5% 0.111 
Gset 4 70 10% 0.135 
Gset 6 50 5% 0.134 
     The best performance goes to Gset 3 with 
PT = 0.111 s for P = 60 and MR = 5%. In what 
concerns MR the conclusion is that its influence upon 
the PT seems to be of minor importance. 
Nevertheless, the best results occur with 
5% ?MR ?10%, with exception of Gset 6 as can be 
confirmed by figure 6 which presents PT for solution 
versus MR for all the gate sets under study. 
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Fig. 8. PT1 versus MR with CR = 95% and P = 70 for 
the 2-to-1 Multiplexer 
     We verify that PT1 increases significantly with P
but is almost independent of MR. Figures 7 and 8 
show PT1 versus P and MR, respectively, for 
CR = 95% and MR = 5%. 
     Studying in more detail figure 7 we verify that the 
plots follow a power law of the type: 
??? dccPPT d ,1 (4)
where c = 7.57 10-6 and d = 1.54. 
6   Conclusion 
This paper proposed a GA for designing 
combinational logic circuits given a set of logic gates. 
The final circuit is optimized in terms of complexity 
(with the minimum number of gates). For all the case 
studies, the GA has proved to be efficient, even for a 
truth table with a large number of outputs. It is also 
visible that the performance of the GA is superior for 
RISC-like gate sets. In fact, experiments show that 
we have better results with Gset 2, that is, with the 
simplest set that we have adopted. 
     Despite of the characterization of Fav versus Nav,
the study developed on the scalability problem points 
to further investigation in this area. 
     Analyzing the influence of the population size on 
the processing time to obtain a solution, we conclude 
that the best processing time occurs for small 
population sizes. 
     Bearing these ideas in mind, the results contribute 
to the development of new strategies capable of 
implementing efficient algorithms for automatic 
digital circuit design. 
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